	Application No.	Applicant(s)
Notice of Allowability	10/773,283	SASAKI ET AL.
	Examiner	Art Unit
	Zeev Kitov	2836
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. A This communication is responsive to <u>06/26/07</u> .		
2. The allowed claim(s) is/are <u>1 - 13</u> .		
<ul> <li>3.  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a)  All b)  Some* c)  None of the:</li> <li>1.  Certified copies of the priority documents have been received.</li> </ul>		
2. Certified copies of the priority documents have been received in Application No		
3. Copies of the certified copies of the priority documents have been received in this national stage application from the		
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		
4. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.		
5. CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.		
(a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached		
1)  hereto or 2)  to Paper No./Mail Date		
(b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date		
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).		
<ol> <li>DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.</li> </ol>		
Attachment(s)  1. Notice of References Cited (PTO-892)	5.  Notice of Informal F	Patent Application
<ol> <li>Notice of References Cited (P10-692)</li> <li>Divide of Draftperson's Patent Drawing Review (PT0-948)</li> </ol>	6. ☐ Interview Summary	
3. Information Disclosure Statements (PTO/SB/08),	Paper No./Mail Da 7. ☐ Examiner's Amend	te
Paper No./Mail Date  4. Examiner's Comment Regarding Requirement for Deposit	<del>-</del>	ent of Reasons for Allowance
of Biological Material	9. ☐ Other	

Application/Control Number: 10/773,283

Art Unit: 2836

## **DETAILED ACTION**

Examiner acknowledges a submission of the amendment and arguments filed on June 26, 2007. Applicant's arguments have overcome rejections under 103(a).

## **REASONS FOR ALLOWANCE**

The following is an examiner's statement of reasons for allowance:

An amended independent Claim 1 discloses a protection circuit for semiconductor device, which inter alia, includes a first comparator detecting whether a collector voltage exceeds a first reference voltage, a second comparator detecting whether a gate voltage exceeds a second reference voltage, which is set relative to a emitter potential of the semiconductor device and a logic circuit generating a protection signal to reduce the gate voltage when both comparators indicate excessive collector and gate voltages.

The closest reference for the claim is Kimura et al. (US 5,210,479), which discloses a circuit protecting the power driving transistor against overcurrent, including a first overcurrent detection circuit (11 and 12 in Fig. 8) and a second overcurrent detection circuit (31 in Fig. 8), which together produce a common potential A (Fig. 8) representing logic AND function over two overcurrent detectors outputs (col. 9, line 45 – col. 10, line 3). As is seen in Fig. 9, the Kimura circuit functioning in a way similar to Applicant's circuit. However, Kimura's both the first and the second detection circuits (11, 12, and 31 in Fig. 8) actually measure the potential difference between the collector and the gate of the power semiconductor rather than comparing the gate and collector

Application/Control Number: 10/773,283

Art Unit: 2836

voltages to predetermined references; in a case of the second comparator the reference voltage should be made relative to the emitter potential of the power semiconductor device. The Kimura reference does not disclose such elements of the claim.

Page 3

Another independent Claim 11 essentially rephrases the same limitations as Claim 1.

Allowability resides, at least in part, in the above-described limitations, which has not been disclosed in the Prior Art in a search.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zeev Kitov whose telephone number is (571) 272-2052. The examiner can normally be reached on 8:30 – 5:00. If attempts to reach examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571) 272 – 2800, Ext. 36. The fax phone number for organization where this application or proceedings is assigned is (571) 273-8300 for all communications.

Z.K. 6/29/2007

SUPERVISORY PATENT EXAMINER

**TECHNOLOGY CENTER 2800**